Progress in high-performance computing (HPC) fundamentally requires effective thermal dissipation. At present this challenge is viewed in terms of two distinct architectural components: a computational substrate and a heat-exchange substrate. Typically these two components are viewed as performing conceptually different functions that are independent up to optimization constraints applied when they are jointly implemented. Next-generation computing architectures, by contrast, must be designed from the perspective of computing as a thermodynamic process that can be managed in such a way as to actively control when and where heat is generated.
example, a satellite-based computing system could potentially afford to accumulate waste bits during periods of sun exposure and free them later during periods of shade. In applications for which a fixed rate of computation is required, e.g., for continuous real-time dynamical control, incremental-mode ECCA is needed. More generally, however, both modes can be applied jointly: batch-mode to exploit a known model for the availability (or absence) of heatsink resources and incremental-mode to actively optimize the management of waste bits with respect to dynamically monitored parameters of the system (including its environment).
The ECCA model is most applicable to supercomputing because the rate of computation is fundamentally limited by the speed of light, so any physical separation of logic gates to accommodate heat dissipation increases the time required for information to propagate between them. Increasing the density of gates greatly increases the distribution volatility of heat generation, i.e., the magnitude and frequency of localized heat-spikes. Current technologies for non-specific bulk heat dissipation using static heat sinks or dynamic fluid transport cannot be scaled to the decreasing length-scales needed to maintain the current rate of improvement in supercomputing power. Eventually a coherent solution to the compute-vs-heat problem must be applied.
Developing a fully-functional ECCA solution requires physical gates capable of creating ancillary bits like standard reversible logic gates but with means for those bits to be accessed and transported for heat management. Algorithms to exploit this available means for effectively managing the incremental and/or batch erasure of waste bits are clearly also needed. Fortunately, neither the hardware nor software aspects of the proposed solution involve any potentially fundamental limiting theoretical or practical obstacles, so the case for moving quickly toward this next generation of supercomputing architectures is strong.
